Architectural Verification
RTL Development
RTL Block Verification
Protocol Certification
Low-power Verification
SoC Integration
Post-silicon Debug
Design and IP Leverage
EDSF
Japanese Design and Verification Teams Report High ROI with Jasper
techbites.com
Formal is more than just alive and well. It is thriving!
gabeoneda.com
May You Live in Interesting Times
D&R Industry Articles
Survey of Chip Designers on the Value of Formal Verification Across the Spectrum of Applications
EDA DesignLine
Survey has designers assign ROI to verification chores
Copyrights © 2000-2009 Jasper Design Automation, Inc. All rights reserved
Privacy Policy
|
Trademarks
